Phase-Locked Loop Fundamentals -- Low-Voltage Analog Cmos Design -- Jitter Analysis in Phase-Locked Loops -- Low-Jitter PLL Architectures -- Digital PLL Design -- DSP Clock Generator Architectures -- Design for Testability in PLLs -- Clock Partitioning and Skew Control.Current literature is filled with textbooks and research papers describing frequency synthesizers from a front-end wireless tra…